FP6Staff exchange2004–2008

FUNC · Fundamental understanding of novel materials integration in future CMOS

FP6 — Marie Curie Actions (Human Resources and Mobility)

Duration
2004-09-01 → 2008-08-31
EU contribution
€15,102,400
Participants
2
Scheme
TOK

Lines connect the coordinator with its partners. CORDIS does not always give exact coordinates for projects before 2014. These points are placed at city or country level.

Project objective

The Si-based Complimentary Metal-Oxide-Semiconductor Field-Effect Transistor technologies (CMOS FET) are the foundation of the electronic industry. However, the continued scaling of the MOSFET device below the 45nm technology node (sub-20nm gate lengths, expected in production after 2007) will require fundamental changes in the CMOS processing and the introduction of new materials. It is notable however, that so far all the efforts of the industry to replace Si-SiO2 system with Si-High-k one have failed, pointing towards the fundamental issues of such replacement.In addition, the roadmap requires an increase in device performance associated with extra improvement in mobility/transconductance for sub-25nm MOSFETs. Such performance increase should be as large as 100% for the smallest generations and can be achieved with alternative channel materials (e.g., Ge and most III-IV semiconductor compounds have inherent electrical advantages over Si, such as a higher electron mobility and/or breakdown voltage). There is a strong need exists to examine thoroughly the key parameters that will allow the introduction of such new materials in future CMOS devices. It is the purpose of this project to study in detail the fundamental possibilities for CMOS scaling provided by novel materials.The work will be separated into the following sub-topics:- Modeling of Semiconductor-Dielectric-Gate electrode interfaces in future FET devices- Process and Device modeling of Alternative to Si channel materials compatible with Si CMOS processingThe fundamental understanding achieved on the basis of these studies will be used to demonstrate MOSFET devices in sub-25nm gate-length regime suitable for future CMOS integration activities.

Original text from CORDIS.

Participants

  • NXP SEMICONDUCTORS BELGIUM N.V. · LEUVENCoordinatorBelgium
  • PHILIPS INNOVATIVE TECHNOLOGY SOLUTIONS NV · HEVERLEECity levelBelgium

Links

Data: CORDIS, © European Union