Multi-level synthesis and optimization for reconfigurable hardware
4РП — Обучение и мобилност на изследователи
- Период
- 1998-08-01 → 2000-07-31
- Финансиране от ЕС
- —
- Участници
- 1
- Схема
- RGI
Линиите свързват координатора с партньорите.
Накратко на български
Хардуерът с възможност за преконфигуриране се анализира чрез създаване на инструменти, които автоматизират дизайна му от ниво софтуер до отделни компоненти. Това помага за подобряване на адаптивността и производителността на устройствата в реално време.
Кратко обяснение, генерирано от езиков модел по текста на CORDIS. Оригиналът е по-долу.
Цел на проекта
Research objectives and content The objectives of the proposed research include: (a) developing a multi-level framework and tools for automated design synthesis and optimisation, and (b) extending this framework to cover designs involving run-time reconfi- guration. At the lowest level, we plan to improve the development and analysis of library components. At the intermediate level, the low-level information will be used in the selection and parameter instantiation of components for composite designs. For this task, we will explore the use of different constraint-satisfaction techniques. At the highest level, designs will be synthesized from parts of conventional software programs. Additionally, the advantages of run-time reconfiguration will be explored at all levels and integrated in the developed tools. The feasibility of executing analysis and synthesis tasks on-the-fly will be investigated to optimise run-time adaptability and performance. We will evaluate the effectiveness of this approach using case studies of industrial interest. Training content (objective, benefit and expected impact) The project will significantly improve the applicant's knowledge and experience of reconfigurable hardware design. The research group at the host institution is recognised as an international centre of excellence in this field, and it has outstanding expertise in both theoretical and practical aspects of reconfigurable computing not available in the applicant's home country. Links with industry / industrial relevance (22) The host institution has ongoing collaborations with various industrial partners, including Xilinx, Hewlett Packard, Sony, Smith System Engineering, Loughborough Sound Images, and Interval Research. This will provide access to the latest technology and to industrial case studies for this project.
Оригинален текст от CORDIS (на английски).
Участници
- IMPERIAL COLLEGE OF SCIENCE, TECHNOLOGY AND MEDICINE · LONDONКоординаторОбединеното кралство
Връзки
Данни: CORDIS, © Европейски съюз